Integrated Amplifiers Using Fully Ion-Implanted InP JFET's with High Transconductance
Abstract-Monolithically integrated amplifiers have been fabricated on indium phosphide (InP) using fully ion-implanted JFET's. The FET's have a gate length of 1.5 pm and a maximum transconductance of 110 mS/mm, the highest ever reported for ion-implanted InP JFET's. The amplifiers utilized both a conventional direct-coupled design as well as a new symmetrical design. The conventional direct-coupled amplifier shows a maximum gain of 8 (18 dB) while the symmetrical amplifier design exhibits the same gain without dc offset regardless of the FET threshold voltage and the power supply voltage used.
I. INTRODUCTION
UE TO their optical properties in the long-wavelength D region (1.3-1.55 pm), the materials grown lattice matched to indium phosphide (InP) substrate are of considerable interest for lightwave applications. InP also shows good electronic properties such as high peak electron velocity and large intervalley energy gap [ 11 suitable for high-speed devices [2] , and high breakdown fields [3] and high thermal conductivity [4] for high-power applications. MESFET's are not feasible on InP due to low Schottky barriers, and MISFET's suffer from drain current drift caused by large surface state density at the insulator-semiconductor interface, making JFET's the best compromise at this time.
Among the integrated circuits built on InP substrate, there have been only two reports on the fabrication of amplifiers. J. Cheng et al. [5] showed an amplifier using InGaAs JFET's grown on InP substrate with a dc gain of 4. An InP amplifier was also demonstrated by C. Cheng et al.
[6] using MISFET's with a dc gain of 5. In this paper we report for the first time on the fabrication and performance of amplifier circuits using high-performance fully implanted InP JFET's .
11. ION-IMPLANTED JFET's Fig. 1 shows schematically the structure of the JFET used. The FET's were fabricated on commercially available semiinsulating substrates. The details of the processing steps are the same as those previously described [7] except for the channel implant. The energy and dose of the Si channel implant has been changed from 240 keV, 4 x 10l2 cm-2 to 220 keV, IOI3 cm-2. This change caused the peak channel doping concentration to increase from 6 x 10I6 to 1.5 x 1017 ~m -~.
The transconductance of a JFET is proportional to the saturated electron velocity (for short gate length) and inversely proportional to the depletion region width at a given gatesource voltage (see, for example, [SI). A higher channel doping decreases the depletion region width, resulting in increased transconductance. However, it also causes the electron mobility to decrease due to increased impurity scattering of carriers (we have measured an electron Hall mobility of 1300 cm2/V.s compared to 2000 cm2/V.s measured in previous work), and the saturated electron velocity is expected to decrease as well. Therefore the transconductance should increase with higher channel doping, but the increase will be limited by the reduced saturated electron velocity.
The other change in the new JFET is in the decrease in gate length (from 2 to 1.5 pm). This not only increases the transconductance further, but also reduces the gate capacitance per unit gate length for a given channel doping. Due to the factor of 2.5 increase in channel doping, however, the gate capacitance increased from 1.2 to 1.5 pF/mm. The reverse bias junction leakage is 15 nA at 5 V for a junction of 1.5 x 100 pm2. Fig. 2(a) shows the FET Z-I/ characteristics for a 1.5-pm gate FET where the gate voltage used ranges from 1 to -3 V with 0.5-V step. Fig. 2(b) shows the transconductance as a function of gate-source voltage. Transconductance as high as 110 mS/mm is measured when Vgs = 0.7 V (with a gate leakage of 1 PA), and when Vgs = 0 the transconductance is 90 mS/mm. These transconductance values are believed to be the highest ever reported for fully implanted InP JFET's.
As was discussed before, the improvement in transconductance from the previous work is due to the increase in channel doping (peak concentration of 6 x 10l6 to 1.5 x 1017 ~m -~) and a shorter gate length (2 to 1.5 pm). As previously explained, the gate capacitance C,, has been slightly increased to 1.5 pF/mm at zero gate bias due to higher channel doping which makes the calculated cutoff frequency of the JFET (gJ 0741-3106/88/0600-0306$01.00 0 1988 IEEE 2aC,,) to be 9.5 GHz. The output conductance g d is 4.5 mS/
The saturation current is 150 mA/mm and the JFET pinches off at -3.2 V. Work is in progress to further reduce the saturation current and the threshold voltage while maintaining a high transconductance. mm. Fig. 3(a) shows the circuit diagram of the direct-coupled amplifier that was fabricated. The amplifier design is the same as in [9] consisting of a gain stage and a level-shifting buffer stage. All JFET's are 100 pm wide except for the current source in the level-shifting stage where the JFET is larger (150 pm wide) and its gate terminal is brought out to provide the ability to null the output dc offset. Two JFET's with gates of The total gain of the amplifier is reduced by the sourcefollower buffer stage of which the gain can be calculated to be approximately 0.9. The expected total gain, therefore, is about 9.
III. INTEGRATED AMPLIFIERS
The measured dc transfer characteristic and the calculated gain of the amplifier is shown in Fig. 3(b) for several power supply voltages (vdd = -v,). The gain increases for higher supply voltage to a maximum value of 8. This agrees well with the expected gain shown above. The bias terminal (gate of the current source) was left at the same potential as V, for all cases.
One can note in the transfer curves in Fig. 3(b) , however, that a dc offset results as the power supply voltage changes. The same is true when the transistor characteristics, especially the threshold voltage, change for a fixed power supply voltage. This dc offset voltage can be removed by either adjusting the power supply voltages (V, and Vdd), or by adjusting the bias to the gate of the current source FET which, in turn, changes the bias current for the level-shifter stage.
For most applications requiring dc coupling, neither of these alternatives is acceptable. In the new symmetrical amplifier design shown in Fig. 4(a) , the output dc offset is probing station which has limited high-frequency capability. The amplifiers are presently being packaged for high-speed testing and the results will be reported elsewhere.
IV. CONCLUSION
We have developed fully implanted InP JFET's with improved characteristics, and using them, fabricated highperformance amplifiers. The 1.5-pm gate FET's showed a maximum transconductance of 110 mS/mm and the amplifiers showed a dc gain of 8. The new symmetrical amplifier design is shown to be effective in removing dc offset without trimming of bias voltages. REFERENCES zero by design. The circuit is symmetrical with respect to Vdd and V,, hence for a zero dc input the output voltage is zero for any supply voltage as long as Vdd = -V,. The circuit's ability to produce zero dc offset regardless of other circuit parameters is demonstrated in the amplifier transfer curves in Fig. 4(b) . Notice that the curves cross near V,, = V,,, = 0 instead of merging at the lowest end of the output voltage as in the conventional amplifier (Fig. 3(b) ). The gain versus V,, plots of the symmetrical amplifier, which are similar to the ones for the conventional amplifier, are also shown in Fig.  4(b) .
The symmetrical amplifier is also insensitive to variations in the FET threshold voltage. In the ADVICE' simulations shown in Fig. 5 , the threshold voltage was varied from -3 to -1 V and the output offset remained zero, whereas the output of the conventional amplifier varied from -0.33 to 0.18 V for the same variation.
The results reported above were obtained using a wafer
